BOARD RESEARCH PROFILE

AMD KCU105

Create one named JESD or FMC acquisition path with checked host recording and sample accounting.

RESEARCH PROFILE Manufacturer facts reviewed 18 October 2026 · No Header7F hardware validation

DetailDocumented context
ManufacturerAMD
FPGA familyAMD Kintex UltraScale
PCIe interfaceGen3 x8
Board shapePCIe evaluation card with FMC
Exact part / DDR / current price / lead timeNot independently verified for a purchasable revision. Confirm against the manufacturer before choosing a board.

Check the integration boundary.

ADC timing, synchronization, acquisition hardware and the required tool tier add substantial pilot scope.

PCIe generation and lane count describe an interface; they are not measured capture throughput. Check connector wiring, reference-clock/reset requirements, available DMA examples, tool/license versions and source access for your exact board revision.

Manufacturer documentation

Already debugging this board on Linux?

Start with a device-visibility or link-state investigation before considering a capture kit.

Try the Console link sample

Return to the board directory · Console pricing and engineering quotes

Message us