RESEARCH PROFILE Manufacturer facts reviewed 18 October 2026 · No Header7F hardware validation
| Detail | Documented context |
|---|---|
| Manufacturer | Altera / Terasic |
| FPGA family | Altera Agilex 5 |
| PCIe interface | Gen4 x4 |
| Board shape | Modular PCIe or bench development kit |
| Exact part / DDR / current price / lead time | Not independently verified for a purchasable revision. Confirm against the manufacturer before choosing a board. |
Check the integration boundary.
The existing OFS stack, exact Quartus environment and individual IP redistribution terms need review.
PCIe generation and lane count describe an interface; they are not measured capture throughput. Check connector wiring, reference-clock/reset requirements, available DMA examples, tool/license versions and source access for your exact board revision.
Already debugging this board on Linux?
Start with a device-visibility or link-state investigation before considering a capture kit.
Read the proposed board-specific engineering scope
Return to the board directory · Console pricing and engineering quotes